

Single P-Channel MOSFET

■ DESCRIPTION

SMC4861NA is the P-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior, fast switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency load switching applications.

■ PART NUMBER INFORMATION

SMC 4861 NA - TR G

a	b	c	d	e
---	---	---	---	---

a : Company name.

b : Product Serial number.

c : Package code NA:DFN3.3X3.3A-8

d : Handling code TR:Tape&Reel

e : Green produce code G:RoHS Compliant

■ FEATURES

$V_{DS}=-30V$, $I_D=-50A$

$R_{DS(ON)}=7m\Omega$ (Typ.)@ $V_{GS}=-10V$

$R_{DS(ON)}=10m\Omega$ (Typ.)@ $V_{GS}=-4.5V$

◆ 100% EAS Guaranteed

◆ High power and current handling capability

■ APPLICATIONS

◆ Load Switch

◆ DC-DC Power Management



■ ABSOLUTE MAXIMUM RATINGS ($T_A=25^\circ C$ Unless otherwise noted)

Symbol	Parameter	Rating	Units
V_{DSS}	Drain-Source Voltage	-30	V
V_{GSS}	Gate-Source Voltage	± 25	V
I_D	Continuous Drain Current *	$T_c=25^\circ C$	A
		$T_c=100^\circ C$	A
I_{DM}	Pulsed Drain Current ^B	-200	A
I_D	Continuous Drain Current	$T_A=25^\circ C$	A
		$T_A=70^\circ C$	A
P_D	Power Dissipation ^A	$T_A=25^\circ C$	W
		$T_A=70^\circ C$	W
I_{AS}	Single Pulse Avalanche Current ^B	-40	A
E_{AS}	Single Pulse Avalanche energy $L=0.1mH$ ^B	80	mJ
P_D	Power Dissipation ^C	$T_c=25^\circ C$	W
		$T_c=100^\circ C$	W
T_J	Operation Junction Temperature	-55/150	°C
T_{STG}	Storage Temperature Range	-55/150	°C

■ THERMAL RESISTANCE

Symbol	Parameter	Typ	Max	Units
$R_{\theta JA}$	Thermal Resistance Junction to Ambient ^A	$t \leq 10s$	35	°C/W
	Thermal Resistance Junction to Ambient ^{AC}		60	
$R_{\theta JC}$	Thermal Resistance Junction to Case	Steady-State	3.1	

ELECTRICAL CHARACTERISTICS($T_A=25^\circ\text{C}$ Unless otherwise noted)







Symbol	Parameter	Condition	Min	Typ	Max	Unit	
Static Parameters							
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}$, $I_D=-250\mu\text{A}$	-30			V	
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_D=-250\mu\text{A}$	-1	-1.6	-2.5	V	
I_{GSS}	Gate Leakage Current	$V_{DS}=0\text{V}$, $V_{GS}=\pm 25\text{V}$			± 100	nA	
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=-30\text{V}$, $V_{GS}=0\text{V}$, $T_J=25^\circ\text{C}$			-1	μA	
		$V_{DS}=-24\text{V}$, $V_{GS}=0\text{V}$, $T_J=75^\circ\text{C}$			-10		
$R_{DS(\text{ON})}$	Drain-source On-Resistance ^D	$V_{GS}=-10\text{V}$, $I_D=-17.5\text{A}$		7	8.5	$\text{m}\Omega$	
		$V_{GS}=-4.5\text{V}$, $I_D=-10\text{A}$		10	13		
G_f	Forward Transconductance	$V_{DS}=-10\text{V}$, $I_D=-10\text{A}$		14.8		S	
Diode Characteristics							
V_{SD}	Diode Forward Voltage ^D	$I_S=-1\text{A}$, $V_{GS}=0\text{V}$			-1	V	
I_S	Diode Continuous Forward Current [*]				-50	A	
t_{rr}	Reverse Recovery Time	$I_S=-10\text{A}$, $dI/dt=100\text{A}/\mu\text{s}$		21		ns	
Q_{rr}	Reverse Recovery Charge			15.5		nC	
Dynamic and Switching Parameters^E							
Q_g	Total Gate Charge	$V_{DS}=-15\text{V}$, $V_{GS}=-10\text{V}$ $I_D=-10\text{A}$		61	85	nC	
Q_g	Total Gate Charge (4.5V)			30	42		
Q_{gs}	Gate-Source Charge			10.6	14.3		
Q_{gd}	Gate-Drain Charge			9	12.6		
C_{iss}	Input Capacitance	$V_{DS}=-15\text{V}$, $V_{GS}=0\text{V}$, $f=1\text{MHz}$		3230		pF	
C_{oss}	Output Capacitance			369			
C_{rss}	Reverse Transfer Capacitance			265			
R_g	Gate Resistance	$V_{GS}=0\text{V}$, $V_{DS}=0\text{V}$, $f=1\text{MHz}$		8.3		Ω	
$t_{d(on)}$	Turn-On Time	$V_{DD}=-15\text{V}$, $V_{GEN}=-10\text{V}$ $R_G=3\Omega$, $I_D=1\text{A}$		24	46	nS	
				11.6	22		
$t_{d(off)}$	Turn-Off Time			78.8	150		
				33.4	63		

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged.






- A. Surface mounted on FR4 board using 1 in² pad size.
- B. Pulsed width limited by maximum junction temperature, $T_{J(\text{MAX})}=150^\circ\text{C}$ (initial temperature $T_J=25^\circ\text{C}$).
- C. Using $\leq 10\text{s}$ junction-to-ambient thermal resistance is base on $T_{J(\text{MAX})}=150^\circ\text{C}$.
- D. Pulse test width $\leq 300\mu\text{s}$ and duty cycle $\leq 2\%$.
- E. Guaranteed by design, not subject to production testing.
- *. The maximum rating current 50A limited by package.

The products and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this datasheet is up to date. We assume no responsibility for any infringement of patents, patent rights, or other rights arising from the use of any information and circuitry in this datasheet.


■ TYPICAL CHARACTERISTICS




TYPICAL CHARACTERISTICS



Gate Charge Waveform



Switching Time Waveform

■ DFN3.3X3.3A-8 PACKAGE DIMENSIONS


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.700	0.800	0.028	0.031
b	0.250	0.350	0.010	0.014
c	0.100	0.250	0.004	0.010
D	3.250	3.450	0.128	0.136
D1	3.000	3.200	0.118	0.126
D2	1.780	1.980	0.070	0.078
D3	-	0.130	-	0.005
E	3.200	3.400	0.126	0.134
E1	3.000	3.200	0.118	0.126
E2	2.390	2.590	0.094	0.102
e	0.65BSC.		0.026BSC.	
H	0.300	0.500	0.012	0.020
L	0.300	0.500	0.012	0.020
L1	-	0.130	-	0.005
M	-	0.150	-	0.006
Θ	0°	12°	0°	12°

Recommended Land Pattern

